Five Minute VHDL Podcast
By Francesco Richichi
Listen to a podcast, please open Podcast Republic app. Available on Google Play Store and Apple App Store.
Image by Francesco Richichi
Category: Technology
Open in Apple Podcasts
Open RSS feed
Open Website
Rate for this podcast
Subscribers: 1
Reviews: 0
Episodes: 33
Description
Let's talk about hardware design using VHDL
| Episode | Date |
|---|---|
|
Q&A#10 RAM Parallelism
|
May 18, 2019 |
|
ep#22-Multiplier optimization
|
May 13, 2019 |
|
Ep#21-Serial-to-Parallel Parallel-to-Serial converter
|
Apr 28, 2019 |
|
Q&A#09-I need a clock!
|
Apr 23, 2019 |
|
Q&A#08- What is the dithering
|
Apr 10, 2019 |
|
ep#20-VHDL Generic
|
Apr 06, 2019 |
|
Ep#19-Iterative statement
|
Mar 22, 2019 |
|
Ep#18-the conditional assignment in VHDL
|
Mar 18, 2019 |
|
ep#17-wait
|
Mar 13, 2019 |
|
Q&A#07- What is the first thing that a recruiter does?
|
Mar 07, 2019 |
|
Ep#16-VHDL process
|
Mar 06, 2019 |
|
Q&A#06- How can I generate a new clock from a reference clock?
|
Mar 01, 2019 |
|
Ep#15-VHDL Packages
|
Feb 14, 2019 |
|
Ep#14-VHDL object
|
Feb 11, 2019 |
|
Q&A#05- Does the USB transfer work as UART?
|
Feb 10, 2019 |
|
QA#04-What is the VHDL design flow
|
Feb 08, 2019 |
|
Ep#13-a way to remember-the flip-flop
|
Feb 07, 2019 |
|
QA#3-plzz send the test bench
|
Feb 05, 2019 |
|
Ep#12-VHDL Simulation
|
Feb 03, 2019 |
|
Ep#11-what is a signal
|
Feb 01, 2019 |
|
Ep#10-More on driver the resolution function
|
Jan 30, 2019 |
|
Ep#09-What is a driver in VHDL
|
Jan 29, 2019 |
|
QA#2-SPI-controller-simulation with Vivado
|
Jan 28, 2019 |
|
QA#1-Do we need clock and address
|
Jan 26, 2019 |
|
Ep#08-concurrency
|
Jan 25, 2019 |
|
Ep#07-introducing the entity
|
Jan 22, 2019 |
|
Ep#06-Ok, and now how do I test it?
|
Jan 19, 2019 |
|
Ep#05-male and female logic
|
Jan 18, 2019 |
|
EP#04-Two is enough
|
Jan 15, 2019 |
|
Ep#03-a really important thing the interfaces
|
Jan 15, 2019 |
|
Ep#02-the three secrets that no hardware designer will ever tell you
|
Jan 14, 2019 |
|
Ep#01-Why you should learn VHDL
|
Jan 13, 2019 |
|
Ep#0-why a podcast on VHDL
|
Jan 12, 2019 |